Knowledge

Memory architecture

Source đź“ť

356: 22:
describes the methods used to implement electronic computer data storage in a manner that is a combination of the fastest, most reliable, most durable, and least expensive way to store and retrieve information. Depending on the specific application, a compromise of one of these requirements may be
23:
necessary in order to improve another requirement. Memory architecture also explains how binary digits are converted into electric signals and then stored in the memory cells. And also the structure of a memory cell.
42:
allows for long-term storage over a period of years, but it is much slower than dynamic memory, and the static memory storage cells wear out with frequent use.
82:
DSP systems usually have a specialized, high bandwidth memory subsystem; with no support for memory protection or virtual memory management. Many
257: 79:, but internally (for speed) it operates with an instruction cache physically separate from a data cache, more like the Harvard model. 49:
is often designed to suit specific needs such as serial or parallel data access, and the memory may be designed to provide for
333:
Robert Oshana. DSP Software Development Techniques for Embedded and Real-Time Systems. 2006. "5 - DSP Architectures". p. 123.
393: 86:
have 3 physically separate memories and datapaths -- program storage, coefficient storage, and data storage. A series of
87: 211: 321: 128: 268: 72: 226: 262: 75:
that appears to an application program to have a pure Princeton architecture machine with gigabytes of
236: 160: 154: 417: 412: 386: 294: 216: 206: 83: 299: 123: 65: 38:
with a surge of current dozens of time per second, or the stored data will decay and be lost.
367: 278: 231: 185: 144: 61: 31: 64:, which has two physically separate memories and data paths for program and data, and the 8: 379: 273: 139: 338: 247: 149: 252: 221: 180: 90:
fetch from all three areas simultaneously to efficiently implement audio filters as
334: 284: 201: 190: 242: 175: 170: 46: 363: 76: 35: 27: 406: 68:
which uses a single memory and data path for both program and data storage.
289: 134: 50: 39: 91: 34:
due to its fast access speed. However dynamic memory must be repeatedly
196: 165: 54: 355: 118: 113: 108: 103: 16:
Methods used to implement electronic computer data storage
71:
Most general purpose computers use a hybrid split-cache
404: 387: 322:"Memory Architectures: Harvard vs Princeton" 394: 380: 317: 315: 258:Shared memory (interprocess communication) 60:The earliest memory architectures are the 312: 405: 350: 13: 14: 429: 354: 339:10.1016/B978-075067759-2/50007-7 212:Memory model (addressing scheme) 327: 129:Cache-only memory architecture 88:multiply–accumulate operations 1: 305: 269:Stack-based memory allocation 73:modified Harvard architecture 366:. You can help Knowledge by 362:This computing article is a 7: 227:Memory-disk synchronization 97: 10: 434: 349: 263:Shared memory architecture 237:Non-uniform memory access 161:Dual-channel architecture 155:Distributed shared memory 84:digital signal processors 295:von Neumann architecture 207:Memory level parallelism 300:X86 memory segmentation 124:Address generation unit 66:Princeton architecture 279:Uniform memory access 232:Memory virtualization 30:is commonly used for 186:Harvard architecture 145:Deterministic memory 62:Harvard architecture 32:primary data storage 274:Tagged architecture 140:Conventional memory 20:Memory architecture 248:Processor register 150:Distributed memory 53:detection or even 375: 374: 253:Registered memory 222:Memory protection 181:Flat memory model 425: 396: 389: 382: 358: 351: 341: 331: 325: 319: 285:Universal memory 202:Memory hierarchy 191:High memory area 55:error correction 433: 432: 428: 427: 426: 424: 423: 422: 418:Computing stubs 413:Computer memory 403: 402: 401: 400: 347: 345: 344: 332: 328: 320: 313: 308: 243:PCI memory hole 176:Extended memory 171:Expanded memory 100: 45:Similarly, the 17: 12: 11: 5: 431: 421: 420: 415: 399: 398: 391: 384: 376: 373: 372: 359: 343: 342: 326: 310: 309: 307: 304: 303: 302: 297: 292: 287: 282: 276: 271: 266: 260: 255: 250: 245: 240: 234: 229: 224: 219: 214: 209: 204: 199: 194: 188: 183: 178: 173: 168: 163: 158: 152: 147: 142: 137: 132: 126: 121: 116: 111: 106: 99: 96: 77:virtual memory 28:dynamic memory 15: 9: 6: 4: 3: 2: 430: 419: 416: 414: 411: 410: 408: 397: 392: 390: 385: 383: 378: 377: 371: 369: 365: 360: 357: 353: 352: 348: 340: 336: 330: 323: 318: 316: 311: 301: 298: 296: 293: 291: 288: 286: 283: 280: 277: 275: 272: 270: 267: 264: 261: 259: 256: 254: 251: 249: 246: 244: 241: 238: 235: 233: 230: 228: 225: 223: 220: 218: 215: 213: 210: 208: 205: 203: 200: 198: 195: 192: 189: 187: 184: 182: 179: 177: 174: 172: 169: 167: 164: 162: 159: 156: 153: 151: 148: 146: 143: 141: 138: 136: 133: 130: 127: 125: 122: 120: 117: 115: 112: 110: 107: 105: 102: 101: 95: 93: 89: 85: 80: 78: 74: 69: 67: 63: 58: 56: 52: 48: 43: 41: 37: 33: 29: 26:For example, 24: 21: 368:expanding it 361: 346: 329: 290:Video memory 217:Memory model 135:Cache memory 92:convolutions 81: 70: 59: 51:parity error 44: 40:Flash memory 25: 19: 18: 407:Categories 306:References 197:Lernmatrix 166:ECC memory 36:refreshed 98:See also 47:data bus 239:(NUMA) 131:(COMA) 119:64-bit 114:32-bit 109:16-bit 281:(UMA) 265:(SMA) 193:(HMA) 157:(DSM) 104:8-bit 364:stub 335:doi 409:: 314:^ 94:. 57:. 395:e 388:t 381:v 370:. 337:: 324:.

Index

dynamic memory
primary data storage
refreshed
Flash memory
data bus
parity error
error correction
Harvard architecture
Princeton architecture
modified Harvard architecture
virtual memory
digital signal processors
multiply–accumulate operations
convolutions
8-bit
16-bit
32-bit
64-bit
Address generation unit
Cache-only memory architecture
Cache memory
Conventional memory
Deterministic memory
Distributed memory
Distributed shared memory
Dual-channel architecture
ECC memory
Expanded memory
Extended memory
Flat memory model

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.

↑