Knowledge

Specman

Source 📝

43:.) To simulate an e-testbench with a design written in VHDL/Verilog, Specman must be run in conjunction with a separate HDL simulation tool. Specman is a feature of Cadence's new Xcelium simulator, where tighter product integration offers both faster runtime performance and debugs capabilities not available with other HDL simulators. In principle, Specman can co-simulate with any HDL simulator supporting standard PLI or VHPI interface, such as Synopsys's VCS, or Mentor's Questa. 79: 23:
tool that provides advanced automated functional verification of hardware designs. It provides an environment for working with, compiling, and debugging testbench environments written in the
52: 32:. Specman also offers automated testbench generation to boost productivity in the context of block, chip, and system verification. 139: 120: 144: 29: 20: 113: 24: 106: 56: 86: 8: 35:
The Specman tool itself does not include an HDL simulator (for design languages such as
94: 90: 133: 40: 78: 62:
It is now part of Cadence's functional verification suite.
36: 55:, an Israel-based company, which was acquired by 131: 114: 121: 107: 132: 73: 51:Specman was originally developed at 13: 14: 156: 77: 140:Hardware verification languages 30:Hardware Verification Language 1: 65: 93:. You can help Knowledge by 7: 10: 161: 145:Computer engineering stubs 72: 46: 89:-related article is a 87:computer-engineering 59:on April 7, 2005. 102: 101: 152: 123: 116: 109: 81: 74: 160: 159: 155: 154: 153: 151: 150: 149: 130: 129: 128: 127: 70: 68: 49: 12: 11: 5: 158: 148: 147: 142: 126: 125: 118: 111: 103: 100: 99: 82: 67: 64: 48: 45: 9: 6: 4: 3: 2: 157: 146: 143: 141: 138: 137: 135: 124: 119: 117: 112: 110: 105: 104: 98: 96: 92: 88: 83: 80: 76: 75: 71: 63: 60: 58: 54: 44: 42: 38: 33: 31: 28: 27: 22: 18: 95:expanding it 84: 69: 61: 50: 34: 25: 16: 15: 134:Categories 66:References 53:Verisity 57:Cadence 47:History 41:Verilog 17:Specman 19:is an 85:This 91:stub 37:VHDL 39:or 21:EDA 136:: 122:e 115:t 108:v 97:. 26:e

Index

EDA
e
Hardware Verification Language
VHDL
Verilog
Verisity
Cadence
Stub icon
computer-engineering
stub
expanding it
v
t
e
Categories
Hardware verification languages
Computer engineering stubs

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.